Introduction
Recently, ZnO based thin film transistors (TFTs) have been studied extensively due to their potential to replace aSi:H or poly-Si TFTs, which have been served in active matrix displays as liquid crystal display and organic light emitting diodes [1, 2] . Though amorphous indium gallium zinc oxide (a-IGZO) TFTs have been extensively studied by various groups, very few experimental work has been reported on the stability characteristics though the stability of TFTs under gate bias stress is of crucial importance for their exploitation.
In this paper, we forcus on the gate bias stress effect on a-IGZO TFTs whose channels are formed by different sputtering conditons. To understand the cause of stress behavior, interface traps are extracted by subthreshold slop and low-high frequency C-V measurement and compared before and after gate bias stress. And I-V and C-V measurements were also carried out to compare trapping and detrapping behavior.
Device structure and Experiments
The experimental structures for this work are n-type a-IGZO TFT with the bottom gate and top contact. MoW (200nm) was deposited as a gate metal and patterned by photolithograpy on a SiO2/glass substrate. Then, SiNx (200nm) film was deposited by plasma enhanced chemical vapor deposition as a gate insulator. Subsequently, the a-IGZO film with a thickness of 50nm was grown by sputtering, using a polycrystalline InGaZnO target at room temperature. During sputtering, the Ar/O2 gas mixing ratio, input power density, and chamber pressure for RF (and DC) were 65/35 (and 72/28), 1.4 W/cm 2 (and 2.0 W/cm 2 ), and 5.0 mTorr (and 3.4 mTorr), respectively. After defining the a-IGZO channel using wet etching, a SiOx etch stopper was deposited by PECVD and then, patterned by dry. MoW source and drain electrodes (200nm) were formed by sputtering and patterned by dry etching. Finally, the sample was subjected to thermal annealing at 350 º C for 1hr. The transfer characteristics of the a-IGZO TFTs were evaluated with an Agilent 4156C precision semiconductor parameter analyzer. The C-V characteristics of the a-IGZO TFTs were measured using Agilent E4980A precision LCR meter. Figure 1 shows two transfer characteristics of the different channel process conditions which were sputtering in DC and RF. The experimental results show that the performances of DC sputtered TFTs are better compared to those of RF sputtered ones as shown in Table 1 . Especially, the electrical characteristic of RF sputted a-IGZO TFTs according to etch stop layer has been reported previously [3] .
Results and discussion
In table 1, the interface trap density is calculated from the subthreshol slop by using the following equation [4] .
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To verify the extracted trap density from subthreshold slop, the low-high frequency dependence of capacitance is measured as shown in Fig. 2 . The observed variation of capacitance can be ascribed to the dispersion effect that occurs when trap centers are unable to follow the highfrequency voltage modulation [5, 6] . So, we expect that the a-IGZO TFTs grown under RF sputtering suffer from larger trap centers than a-IGZO under DC sputtering condition, which can be confirmed by the extracted trap density using high-low frequency equation like below [6] [7] [8] .
The calculated trap density is shown in Fig. 3 . In both methods, the trap density is much lower in DC sputted ones, which well explains the superior electrical properties like as threshold voltage, On/Off current ratio, and mobility. In Fig. 4 , the effect of gate bias stress on TFT transfer curve is illustrated in each device. The application of positive bias stress results in the displacement of threshold voltage in the positive direction. Generally, two mechanisms can be responsible for this instabilitly. One is defect creation and the other is charge trapping [9, 10] . But the subthreshold slope is not changed in both devices after gate bias stress. This indicate that bias stress does not affect interface trap dinsity, which coincides with the high-low frequency C-V results after stress, which is also presented in Fig. 3 .
To compare the charge trapping properties, DC and RF devices were subjected to four back to back hyteresis loop sweep V G = -10 to 10, -20 to 20, -30 to 30, -35 to 35V at roop temperature as shown in Fig. 5 . We observed that in DC, flat band voltage shift is larger and successively to more positive voltage for each hysteresis loop during the reverse sweep. In  Fig. 6 , the dependence of the threshold voltage shift on the duration of the gate bias is plotted, which indicates charge trapping phenomenon [9] . In the case of the charge detrapping behavior, it is important to quantify the relaxation characteristic. So, we described the dependence of the threshold voltage shift on the sucessive positve and negative gate bias stress in Fig 7. For the positive gate bias duration, the devices exhibit a time dependent threshold voltage shift, caused by charge trapping as previously stated. For the negative gate bias duration, these devices recover their original characteristics after a period of relaxation especially in RF devices. Becaese RF recovers faster than DC, it can be concluded that RF has more shallow traps which affect on temporary interface charge trapping than DC.
These experimental results show that trapping/detrapping behavior is strongly dependent on the channel layer deposition condition and the DC sputted one shows larger charge trapping under the same bias stress and slower detrapping in relaxation period causing more positive threhold voltage shift under gate bias stress.
Conclusions
In this paper, we have investigated the gate bias stress effect on a-IGZO TFTs with DC and RF sputtered channel. A threshold voltage shift was observed under stress, which is more positive in DC sputtered TFTs. To understand the cause of this behavior, interface traps are extracted from subthreshold slop and low-high frequency C-V before and after gate bias stress. The extracted trap densities well explain the process-dependent device properties like as threshold voltage, mobility and On/Off current ratio, but are not dependent on bias stress in both DC and RF. From I-V and C-V measurement, we can conclude that the threshold voltage instability arises due to the process of temporary charge trapping due to bias stress and that trapping/detrapping behavior is strongly dependent on the channel layer deposition condition. 
